Kconfig 13.5 KB
Newer Older
1
config ARCH_LS1012A
2
	bool
3
	select ARMV8_SET_SMPEN
4
	select ARM_ERRATA_855873
5
	select FSL_LSCH2
6
7
	select SYS_FSL_SRDS_1
	select SYS_HAS_SERDES
8
	select SYS_FSL_DDR_BE
9
	select SYS_FSL_MMDC
10
	select SYS_FSL_ERRATUM_A010315
11
12
13
14
	select SYS_FSL_ERRATUM_A009798
	select SYS_FSL_ERRATUM_A008997
	select SYS_FSL_ERRATUM_A009007
	select SYS_FSL_ERRATUM_A009008
15
	select ARCH_EARLY_INIT_R
16
	select BOARD_EARLY_INIT_F
17
	imply PANIC_HANG
18
19

config ARCH_LS1043A
20
	bool
21
	select ARMV8_SET_SMPEN
22
	select ARM_ERRATA_855873
23
	select FSL_LSCH2
24
25
	select SYS_FSL_SRDS_1
	select SYS_HAS_SERDES
26
	select SYS_FSL_DDR
27
28
	select SYS_FSL_DDR_BE
	select SYS_FSL_DDR_VER_50
29
	select SYS_FSL_ERRATUM_A008850
30
	select SYS_FSL_ERRATUM_A008997
31
	select SYS_FSL_ERRATUM_A009007
32
	select SYS_FSL_ERRATUM_A009008
33
34
	select SYS_FSL_ERRATUM_A009660
	select SYS_FSL_ERRATUM_A009663
35
	select SYS_FSL_ERRATUM_A009798
36
37
	select SYS_FSL_ERRATUM_A009929
	select SYS_FSL_ERRATUM_A009942
38
	select SYS_FSL_ERRATUM_A010315
39
	select SYS_FSL_ERRATUM_A010539
40
41
	select SYS_FSL_HAS_DDR3
	select SYS_FSL_HAS_DDR4
42
	select ARCH_EARLY_INIT_R
43
	select BOARD_EARLY_INIT_F
Simon Glass's avatar
Simon Glass committed
44
	imply SCSI
45
	imply SCSI_AHCI
46
	imply CMD_PCI
47

48
config ARCH_LS1046A
49
	bool
50
	select ARMV8_SET_SMPEN
51
	select FSL_LSCH2
52
53
	select SYS_FSL_SRDS_1
	select SYS_HAS_SERDES
54
	select SYS_FSL_DDR
55
56
	select SYS_FSL_DDR_BE
	select SYS_FSL_DDR_VER_50
57
	select SYS_FSL_ERRATUM_A008336
58
	select SYS_FSL_ERRATUM_A008511
59
	select SYS_FSL_ERRATUM_A008850
60
	select SYS_FSL_ERRATUM_A008997
61
	select SYS_FSL_ERRATUM_A009007
62
	select SYS_FSL_ERRATUM_A009008
63
	select SYS_FSL_ERRATUM_A009798
64
65
66
67
	select SYS_FSL_ERRATUM_A009801
	select SYS_FSL_ERRATUM_A009803
	select SYS_FSL_ERRATUM_A009942
	select SYS_FSL_ERRATUM_A010165
68
	select SYS_FSL_ERRATUM_A010539
69
	select SYS_FSL_HAS_DDR4
70
	select SYS_FSL_SRDS_2
71
	select ARCH_EARLY_INIT_R
72
	select BOARD_EARLY_INIT_F
Simon Glass's avatar
Simon Glass committed
73
	imply SCSI
74
	imply SCSI_AHCI
75

76
77
78
config ARCH_LS1088A
	bool
	select ARMV8_SET_SMPEN
79
	select ARM_ERRATA_855873
80
	select FSL_LSCH3
81
82
	select SYS_FSL_SRDS_1
	select SYS_HAS_SERDES
83
84
85
	select SYS_FSL_DDR
	select SYS_FSL_DDR_LE
	select SYS_FSL_DDR_VER_50
86
87
	select SYS_FSL_EC1
	select SYS_FSL_EC2
88
89
90
91
92
	select SYS_FSL_ERRATUM_A009803
	select SYS_FSL_ERRATUM_A009942
	select SYS_FSL_ERRATUM_A010165
	select SYS_FSL_ERRATUM_A008511
	select SYS_FSL_ERRATUM_A008850
93
	select SYS_FSL_ERRATUM_A009007
94
95
	select SYS_FSL_HAS_CCI400
	select SYS_FSL_HAS_DDR4
96
	select SYS_FSL_HAS_RGMII
97
98
99
100
101
102
103
104
	select SYS_FSL_HAS_SEC
	select SYS_FSL_SEC_COMPAT_5
	select SYS_FSL_SEC_LE
	select SYS_FSL_SRDS_1
	select SYS_FSL_SRDS_2
	select FSL_TZASC_1
	select ARCH_EARLY_INIT_R
	select BOARD_EARLY_INIT_F
105
	imply SCSI
106
	imply PANIC_HANG
107

108
109
config ARCH_LS2080A
	bool
110
	select ARMV8_SET_SMPEN
Tom Rini's avatar
Tom Rini committed
111
112
113
114
	select ARM_ERRATA_826974
	select ARM_ERRATA_828024
	select ARM_ERRATA_829520
	select ARM_ERRATA_833471
115
	select FSL_LSCH3
116
117
	select SYS_FSL_SRDS_1
	select SYS_HAS_SERDES
118
	select SYS_FSL_DDR
119
120
	select SYS_FSL_DDR_LE
	select SYS_FSL_DDR_VER_50
121
	select SYS_FSL_HAS_CCN504
122
	select SYS_FSL_HAS_DP_DDR
123
	select SYS_FSL_HAS_SEC
124
	select SYS_FSL_HAS_DDR4
125
	select SYS_FSL_SEC_COMPAT_5
126
	select SYS_FSL_SEC_LE
127
	select SYS_FSL_SRDS_2
128
129
	select FSL_TZASC_1
	select FSL_TZASC_2
130
131
132
133
	select SYS_FSL_ERRATUM_A008336
	select SYS_FSL_ERRATUM_A008511
	select SYS_FSL_ERRATUM_A008514
	select SYS_FSL_ERRATUM_A008585
134
	select SYS_FSL_ERRATUM_A008997
135
	select SYS_FSL_ERRATUM_A009007
136
	select SYS_FSL_ERRATUM_A009008
137
138
	select SYS_FSL_ERRATUM_A009635
	select SYS_FSL_ERRATUM_A009663
139
	select SYS_FSL_ERRATUM_A009798
140
141
142
143
	select SYS_FSL_ERRATUM_A009801
	select SYS_FSL_ERRATUM_A009803
	select SYS_FSL_ERRATUM_A009942
	select SYS_FSL_ERRATUM_A010165
144
	select SYS_FSL_ERRATUM_A009203
145
	select ARCH_EARLY_INIT_R
146
	select BOARD_EARLY_INIT_F
147
	imply PANIC_HANG
148
149
150

config FSL_LSCH2
	bool
151
	select SYS_FSL_HAS_CCI400
152
153
	select SYS_FSL_HAS_SEC
	select SYS_FSL_SEC_COMPAT_5
154
	select SYS_FSL_SEC_BE
155
156
157
158

config FSL_LSCH3
	bool

159
160
config FSL_MC_ENET
	bool "Management Complex network"
161
	depends on ARCH_LS2080A || ARCH_LS1088A
162
163
164
165
166
	default y
	select RESV_RAM
	help
	  Enable Management Complex (MC) network

167
168
menu "Layerscape architecture"
	depends on FSL_LSCH2 || FSL_LSCH3
169

170
171
172
173
174
175
176
config FSL_PCIE_COMPAT
	string "PCIe compatible of Kernel DT"
	depends on PCIE_LAYERSCAPE
	default "fsl,ls1012a-pcie" if ARCH_LS1012A
	default "fsl,ls1043a-pcie" if ARCH_LS1043A
	default "fsl,ls1046a-pcie" if ARCH_LS1046A
	default "fsl,ls2080a-pcie" if ARCH_LS2080A
177
	default "fsl,ls1088a-pcie" if ARCH_LS1088A
178
179
180
181
	help
	  This compatible is used to find pci controller node in Kernel DT
	  to complete fixup.

182
183
184
185
config HAS_FEATURE_GIC64K_ALIGN
	bool
	default y if ARCH_LS1043A

186
187
188
config HAS_FEATURE_ENHANCED_MSI
	bool
	default y if ARCH_LS1043A
189

190
191
192
menu "Layerscape PPA"
config FSL_LS_PPA
	bool "FSL Layerscape PPA firmware support"
193
	depends on !ARMV8_PSCI
194
	select ARMV8_SEC_FIRMWARE_SUPPORT
195
	select SEC_FIRMWARE_ARMV8_PSCI
196
	select ARMV8_SEC_FIRMWARE_ERET_ADDR_REVERT if FSL_LSCH2
197
198
199
200
201
	help
	  The FSL Primary Protected Application (PPA) is a software component
	  which is loaded during boot stage, and then remains resident in RAM
	  and runs in the TrustZone after boot.
	  Say y to enable it.
202
203
204
205
206
207
208
209
210
211
212
213
214

config SPL_FSL_LS_PPA
	bool "FSL Layerscape PPA firmware support for SPL build"
	depends on !ARMV8_PSCI
	select SPL_ARMV8_SEC_FIRMWARE_SUPPORT
	select SEC_FIRMWARE_ARMV8_PSCI
	select ARMV8_SEC_FIRMWARE_ERET_ADDR_REVERT if FSL_LSCH2
	help
	  The FSL Primary Protected Application (PPA) is a software component
	  which is loaded during boot stage, and then remains resident in RAM
	  and runs in the TrustZone after boot. This is to load PPA during SPL
	  stage instead of the RAM version of U-Boot. Once PPA is initialized,
	  the rest of U-Boot (including RAM version) runs at EL2.
215
216
217
choice
	prompt "FSL Layerscape PPA firmware loading-media select"
	depends on FSL_LS_PPA
218
219
	default SYS_LS_PPA_FW_IN_MMC if SD_BOOT
	default SYS_LS_PPA_FW_IN_NAND if NAND_BOOT
220
221
222
223
224
225
226
227
	default SYS_LS_PPA_FW_IN_XIP

config SYS_LS_PPA_FW_IN_XIP
	bool "XIP"
	help
	  Say Y here if the PPA firmware locate at XIP flash, such
	  as NOR or QSPI flash.

228
229
230
231
232
233
234
235
236
237
config SYS_LS_PPA_FW_IN_MMC
	bool "eMMC or SD Card"
	help
	  Say Y here if the PPA firmware locate at eMMC/SD card.

config SYS_LS_PPA_FW_IN_NAND
	bool "NAND"
	help
	  Say Y here if the PPA firmware locate at NAND flash.

238
239
240
241
242
endchoice

config SYS_LS_PPA_FW_ADDR
	hex "Address of PPA firmware loading from"
	depends on FSL_LS_PPA
243
	default 0x20400000 if SYS_LS_PPA_FW_IN_XIP && QSPI_BOOT && ARCH_LS2080A
244
	default 0x40400000 if SYS_LS_PPA_FW_IN_XIP && QSPI_BOOT
245
	default 0x580400000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS2080A
246
	default 0x20400000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS1088A
247
248
249
	default 0x60400000 if SYS_LS_PPA_FW_IN_XIP
	default 0x400000 if SYS_LS_PPA_FW_IN_MMC
	default 0x400000 if SYS_LS_PPA_FW_IN_NAND
250

251
252
253
254
255
	help
	  If the PPA firmware locate at XIP flash, such as NOR or
	  QSPI flash, this address is a directly memory-mapped.
	  If it is in a serial accessed flash, such as NAND and SD
	  card, it is a byte offset.
256
257
258
259

config SYS_LS_PPA_ESBC_ADDR
	hex "hdr address of PPA firmware loading from"
	depends on FSL_LS_PPA && CHAIN_OF_TRUST
260
261
262
	default 0x60680000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS1043A
	default 0x40680000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS1046A
	default 0x40680000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS1012A
263
264
	default 0x20680000 if SYS_LS_PPA_FW_IN_XIP && QSPI_BOOT && ARCH_LS2080A
	default 0x580680000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS2080A
265
	default 0x20680000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS1088A
266
267
	default 0x680000 if SYS_LS_PPA_FW_IN_MMC
	default 0x680000 if SYS_LS_PPA_FW_IN_NAND
268
269
270
271
272
273
	help
	  If the PPA header firmware locate at XIP flash, such as NOR or
	  QSPI flash, this address is a directly memory-mapped.
	  If it is in a serial accessed flash, such as NAND and SD
	  card, it is a byte offset.

274
275
276
277
278
279
280
281
config LS_PPA_ESBC_HDR_SIZE
	hex "Length of PPA ESBC header"
	depends on FSL_LS_PPA && CHAIN_OF_TRUST && !SYS_LS_PPA_FW_IN_XIP
	default 0x2000
	help
	  Length (in bytes) of PPA ESBC header to be copied from MMC/SD or
	  NAND to memory to validate PPA image.

282
283
endmenu

284
285
286
config SYS_FSL_ERRATUM_A008997
	bool "Workaround for USB PHY erratum A008997"

287
288
289
290
291
config SYS_FSL_ERRATUM_A009007
	bool
	help
	  Workaround for USB PHY erratum A009007

292
293
294
config SYS_FSL_ERRATUM_A009008
	bool "Workaround for USB PHY erratum A009008"

295
296
297
config SYS_FSL_ERRATUM_A009798
	bool "Workaround for USB PHY erratum A009798"

298
299
config SYS_FSL_ERRATUM_A010315
	bool "Workaround for PCIe erratum A010315"
300
301
302

config SYS_FSL_ERRATUM_A010539
	bool "Workaround for PIN MUX erratum A010539"
303

York Sun's avatar
York Sun committed
304
305
306
307
308
config MAX_CPUS
	int "Maximum number of CPUs permitted for Layerscape"
	default 4 if ARCH_LS1043A
	default 4 if ARCH_LS1046A
	default 16 if ARCH_LS2080A
309
	default 8 if ARCH_LS1088A
York Sun's avatar
York Sun committed
310
311
312
313
314
315
316
317
	default 1
	help
	  Set this number to the maximum number of possible CPUs in the SoC.
	  SoCs may have multiple clusters with each cluster may have multiple
	  ports. If some ports are reserved but higher ports are used for
	  cores, count the reserved ports. This will allocate enough memory
	  in spin table to properly handle all cores.

318
config SECURE_BOOT
319
	bool "Secure Boot"
320
321
322
	help
		Enable Freescale Secure Boot feature

323
324
325
326
327
328
329
config QSPI_AHB_INIT
	bool "Init the QSPI AHB bus"
	help
	  The default setting for QSPI AHB bus just support 3bytes addressing.
	  But some QSPI flash size up to 64MBytes, so initialize the QSPI AHB
	  bus for those flashes to support the full QSPI flash size.

330
331
332
333
334
335
336
337
338
config SYS_CCI400_OFFSET
	hex "Offset for CCI400 base"
	depends on SYS_FSL_HAS_CCI400
	default 0x3090000 if ARCH_LS1088A
	default 0x180000 if FSL_LSCH2
	help
	  Offset for CCI400 base
	  CCI400 base addr = CCSRBAR + CCI400_OFFSET

339
340
config SYS_FSL_IFC_BANK_COUNT
	int "Maximum banks of Integrated flash controller"
341
	depends on ARCH_LS1043A || ARCH_LS1046A || ARCH_LS2080A || ARCH_LS1088A
342
343
	default 4 if ARCH_LS1043A
	default 4 if ARCH_LS1046A
344
	default 8 if ARCH_LS2080A || ARCH_LS1088A
345

346
347
348
config SYS_FSL_HAS_CCI400
	bool

349
350
351
config SYS_FSL_HAS_CCN504
	bool

352
353
354
config SYS_FSL_HAS_DP_DDR
	bool

355
356
357
358
359
360
361
362
363
config SYS_FSL_SRDS_1
	bool

config SYS_FSL_SRDS_2
	bool

config SYS_HAS_SERDES
	bool

364
365
366
367
368
369
config FSL_TZASC_1
	bool

config FSL_TZASC_2
	bool

370
endmenu
371

372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
menu "Layerscape clock tree configuration"
	depends on FSL_LSCH2 || FSL_LSCH3

config SYS_FSL_CLK
	bool "Enable clock tree initialization"
	default y

config CLUSTER_CLK_FREQ
	int "Reference clock of core cluster"
	depends on ARCH_LS1012A
	default 100000000
	help
	  This number is the reference clock frequency of core PLL.
	  For most platforms, the core PLL and Platform PLL have the same
	  reference clock, but for some platforms, LS1012A for instance,
	  they are provided sepatately.

config SYS_FSL_PCLK_DIV
	int "Platform clock divider"
	default 1 if ARCH_LS1043A
	default 1 if ARCH_LS1046A
393
	default 1 if ARCH_LS1088A
394
395
396
397
398
399
400
401
402
403
404
405
	default 2
	help
	  This is the divider that is used to derive Platform clock from
	  Platform PLL, in another word:
		Platform_clk = Platform_PLL_freq / this_divider

config SYS_FSL_DSPI_CLK_DIV
	int "DSPI clock divider"
	default 1 if ARCH_LS1043A
	default 2
	help
	  This is the divider that is used to derive DSPI clock from Platform
406
	  clock, in another word DSPI_clk = Platform_clk / this_divider.
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449

config SYS_FSL_DUART_CLK_DIV
	int "DUART clock divider"
	default 1 if ARCH_LS1043A
	default 2
	help
	  This is the divider that is used to derive DUART clock from Platform
	  clock, in another word DUART_clk = Platform_clk / this_divider.

config SYS_FSL_I2C_CLK_DIV
	int "I2C clock divider"
	default 1 if ARCH_LS1043A
	default 2
	help
	  This is the divider that is used to derive I2C clock from Platform
	  clock, in another word I2C_clk = Platform_clk / this_divider.

config SYS_FSL_IFC_CLK_DIV
	int "IFC clock divider"
	default 1 if ARCH_LS1043A
	default 2
	help
	  This is the divider that is used to derive IFC clock from Platform
	  clock, in another word IFC_clk = Platform_clk / this_divider.

config SYS_FSL_LPUART_CLK_DIV
	int "LPUART clock divider"
	default 1 if ARCH_LS1043A
	default 2
	help
	  This is the divider that is used to derive LPUART clock from Platform
	  clock, in another word LPUART_clk = Platform_clk / this_divider.

config SYS_FSL_SDHC_CLK_DIV
	int "SDHC clock divider"
	default 1 if ARCH_LS1043A
	default 1 if ARCH_LS1012A
	default 2
	help
	  This is the divider that is used to derive SDHC clock from Platform
	  clock, in another word SDHC_clk = Platform_clk / this_divider.
endmenu

York Sun's avatar
York Sun committed
450
451
452
453
454
455
456
457
458
459
config RESV_RAM
	bool
	help
	  Reserve memory from the top, tracked by gd->arch.resv_ram. This
	  reserved RAM can be used by special driver that resides in memory
	  after U-Boot exits. It's up to implementation to allocate and allow
	  access to this reserved memory. For example, the reserved RAM can
	  be at the high end of physical memory. The reserve RAM may be
	  excluded from memory bank(s) passed to OS, or marked as reserved.

460
461
462
463
464
465
466
467
468
469
470
471
config SYS_FSL_EC1
	bool
	help
	  Ethernet controller 1, this is connected to MAC3.
	  Provides DPAA2 capabilities

config SYS_FSL_EC2
	bool
	help
	  Ethernet controller 2, this is connected to MAC4.
	  Provides DPAA2 capabilities

472
473
474
475
476
477
478
479
480
481
482
483
config SYS_FSL_ERRATUM_A008336
	bool

config SYS_FSL_ERRATUM_A008514
	bool

config SYS_FSL_ERRATUM_A008585
	bool

config SYS_FSL_ERRATUM_A008850
	bool

484
485
486
config SYS_FSL_ERRATUM_A009203
	bool

487
488
489
490
491
492
493
494
config SYS_FSL_ERRATUM_A009635
	bool

config SYS_FSL_ERRATUM_A009660
	bool

config SYS_FSL_ERRATUM_A009929
	bool
495

496
497
498
499
500
501

config SYS_FSL_HAS_RGMII
	bool
	depends on SYS_FSL_EC1 || SYS_FSL_EC2


502
503
504
config SYS_MC_RSV_MEM_ALIGN
	hex "Management Complex reserved memory alignment"
	depends on RESV_RAM
505
	default 0x20000000 if ARCH_LS2080A || ARCH_LS1088A
506
507
508
	help
	  Reserved memory needs to be aligned for MC to use. Default value
	  is 512MB.
509
510
511

config SPL_LDSCRIPT
	default "arch/arm/cpu/armv8/u-boot-spl.lds" if ARCH_LS1043A || ARCH_LS1046A || ARCH_LS2080A
512
513
514
515
516
517
518

config HAS_FSL_XHCI_USB
	bool
	default y if ARCH_LS1043A || ARCH_LS1046A
	help
	  For some SoC(such as LS1043A and LS1046A), USB and QE-HDLC multiplex use
	  pins, select it when the pins are assigned to USB.