Kconfig 12.1 KB
Newer Older
1
config ARCH_LS1012A
2
	bool
3
	select ARMV8_SET_SMPEN
4
	select FSL_LSCH2
5
	select SYS_FSL_DDR_BE
6
	select SYS_FSL_MMDC
7
	select SYS_FSL_ERRATUM_A010315
8
	select ARCH_EARLY_INIT_R
9
	select BOARD_EARLY_INIT_F
10
11

config ARCH_LS1043A
12
	bool
13
	select ARMV8_SET_SMPEN
14
	select FSL_LSCH2
15
	select SYS_FSL_DDR
16
17
	select SYS_FSL_DDR_BE
	select SYS_FSL_DDR_VER_50
18
19
20
21
22
	select SYS_FSL_ERRATUM_A008850
	select SYS_FSL_ERRATUM_A009660
	select SYS_FSL_ERRATUM_A009663
	select SYS_FSL_ERRATUM_A009929
	select SYS_FSL_ERRATUM_A009942
23
	select SYS_FSL_ERRATUM_A010315
24
	select SYS_FSL_ERRATUM_A010539
25
26
	select SYS_FSL_HAS_DDR3
	select SYS_FSL_HAS_DDR4
27
	select ARCH_EARLY_INIT_R
28
	select BOARD_EARLY_INIT_F
Simon Glass's avatar
Simon Glass committed
29
	imply SCSI
30
	imply CMD_PCI
31

32
config ARCH_LS1046A
33
	bool
34
	select ARMV8_SET_SMPEN
35
	select FSL_LSCH2
36
	select SYS_FSL_DDR
37
38
	select SYS_FSL_DDR_BE
	select SYS_FSL_DDR_VER_50
39
	select SYS_FSL_ERRATUM_A008336
40
	select SYS_FSL_ERRATUM_A008511
41
	select SYS_FSL_ERRATUM_A008850
42
43
44
45
	select SYS_FSL_ERRATUM_A009801
	select SYS_FSL_ERRATUM_A009803
	select SYS_FSL_ERRATUM_A009942
	select SYS_FSL_ERRATUM_A010165
46
	select SYS_FSL_ERRATUM_A010539
47
	select SYS_FSL_HAS_DDR4
48
	select SYS_FSL_SRDS_2
49
	select ARCH_EARLY_INIT_R
50
	select BOARD_EARLY_INIT_F
Simon Glass's avatar
Simon Glass committed
51
	imply SCSI
52

53
54
55
56
57
58
59
config ARCH_LS1088A
	bool
	select ARMV8_SET_SMPEN
	select FSL_LSCH3
	select SYS_FSL_DDR
	select SYS_FSL_DDR_LE
	select SYS_FSL_DDR_VER_50
60
61
	select SYS_FSL_EC1
	select SYS_FSL_EC2
62
63
64
65
66
67
68
	select SYS_FSL_ERRATUM_A009803
	select SYS_FSL_ERRATUM_A009942
	select SYS_FSL_ERRATUM_A010165
	select SYS_FSL_ERRATUM_A008511
	select SYS_FSL_ERRATUM_A008850
	select SYS_FSL_HAS_CCI400
	select SYS_FSL_HAS_DDR4
69
	select SYS_FSL_HAS_RGMII
70
71
72
73
74
75
76
77
78
	select SYS_FSL_HAS_SEC
	select SYS_FSL_SEC_COMPAT_5
	select SYS_FSL_SEC_LE
	select SYS_FSL_SRDS_1
	select SYS_FSL_SRDS_2
	select FSL_TZASC_1
	select ARCH_EARLY_INIT_R
	select BOARD_EARLY_INIT_F

79
80
config ARCH_LS2080A
	bool
81
	select ARMV8_SET_SMPEN
Tom Rini's avatar
Tom Rini committed
82
83
84
85
	select ARM_ERRATA_826974
	select ARM_ERRATA_828024
	select ARM_ERRATA_829520
	select ARM_ERRATA_833471
86
	select FSL_LSCH3
87
	select SYS_FSL_DDR
88
89
	select SYS_FSL_DDR_LE
	select SYS_FSL_DDR_VER_50
90
	select SYS_FSL_HAS_CCN504
91
	select SYS_FSL_HAS_DP_DDR
92
	select SYS_FSL_HAS_SEC
93
	select SYS_FSL_HAS_DDR4
94
	select SYS_FSL_SEC_COMPAT_5
95
	select SYS_FSL_SEC_LE
96
	select SYS_FSL_SRDS_2
97
98
	select FSL_TZASC_1
	select FSL_TZASC_2
99
100
101
102
103
104
105
106
107
108
	select SYS_FSL_ERRATUM_A008336
	select SYS_FSL_ERRATUM_A008511
	select SYS_FSL_ERRATUM_A008514
	select SYS_FSL_ERRATUM_A008585
	select SYS_FSL_ERRATUM_A009635
	select SYS_FSL_ERRATUM_A009663
	select SYS_FSL_ERRATUM_A009801
	select SYS_FSL_ERRATUM_A009803
	select SYS_FSL_ERRATUM_A009942
	select SYS_FSL_ERRATUM_A010165
109
	select SYS_FSL_ERRATUM_A009203
110
	select ARCH_EARLY_INIT_R
111
	select BOARD_EARLY_INIT_F
112
113
114

config FSL_LSCH2
	bool
115
	select SYS_FSL_HAS_CCI400
116
117
	select SYS_FSL_HAS_SEC
	select SYS_FSL_SEC_COMPAT_5
118
	select SYS_FSL_SEC_BE
119
120
	select SYS_FSL_SRDS_1
	select SYS_HAS_SERDES
121
122
123

config FSL_LSCH3
	bool
124
125
	select SYS_FSL_SRDS_1
	select SYS_HAS_SERDES
126

127
128
config FSL_MC_ENET
	bool "Management Complex network"
129
	depends on ARCH_LS2080A || ARCH_LS1088A
130
131
132
133
134
	default y
	select RESV_RAM
	help
	  Enable Management Complex (MC) network

135
136
menu "Layerscape architecture"
	depends on FSL_LSCH2 || FSL_LSCH3
137

138
139
140
141
142
143
144
config FSL_PCIE_COMPAT
	string "PCIe compatible of Kernel DT"
	depends on PCIE_LAYERSCAPE
	default "fsl,ls1012a-pcie" if ARCH_LS1012A
	default "fsl,ls1043a-pcie" if ARCH_LS1043A
	default "fsl,ls1046a-pcie" if ARCH_LS1046A
	default "fsl,ls2080a-pcie" if ARCH_LS2080A
145
	default "fsl,ls1088a-pcie" if ARCH_LS1088A
146
147
148
149
	help
	  This compatible is used to find pci controller node in Kernel DT
	  to complete fixup.

150
151
152
153
config HAS_FEATURE_GIC64K_ALIGN
	bool
	default y if ARCH_LS1043A

154
155
156
config HAS_FEATURE_ENHANCED_MSI
	bool
	default y if ARCH_LS1043A
157

158
159
160
menu "Layerscape PPA"
config FSL_LS_PPA
	bool "FSL Layerscape PPA firmware support"
161
	depends on !ARMV8_PSCI
162
	select ARMV8_SEC_FIRMWARE_SUPPORT
163
	select SEC_FIRMWARE_ARMV8_PSCI
164
	select ARMV8_SEC_FIRMWARE_ERET_ADDR_REVERT if FSL_LSCH2
165
166
167
168
169
	help
	  The FSL Primary Protected Application (PPA) is a software component
	  which is loaded during boot stage, and then remains resident in RAM
	  and runs in the TrustZone after boot.
	  Say y to enable it.
170
171
172
173
174
175
176
177
178
179
180
181
182

config SPL_FSL_LS_PPA
	bool "FSL Layerscape PPA firmware support for SPL build"
	depends on !ARMV8_PSCI
	select SPL_ARMV8_SEC_FIRMWARE_SUPPORT
	select SEC_FIRMWARE_ARMV8_PSCI
	select ARMV8_SEC_FIRMWARE_ERET_ADDR_REVERT if FSL_LSCH2
	help
	  The FSL Primary Protected Application (PPA) is a software component
	  which is loaded during boot stage, and then remains resident in RAM
	  and runs in the TrustZone after boot. This is to load PPA during SPL
	  stage instead of the RAM version of U-Boot. Once PPA is initialized,
	  the rest of U-Boot (including RAM version) runs at EL2.
183
184
185
choice
	prompt "FSL Layerscape PPA firmware loading-media select"
	depends on FSL_LS_PPA
186
187
	default SYS_LS_PPA_FW_IN_MMC if SD_BOOT
	default SYS_LS_PPA_FW_IN_NAND if NAND_BOOT
188
189
190
191
192
193
194
195
	default SYS_LS_PPA_FW_IN_XIP

config SYS_LS_PPA_FW_IN_XIP
	bool "XIP"
	help
	  Say Y here if the PPA firmware locate at XIP flash, such
	  as NOR or QSPI flash.

196
197
198
199
200
201
202
203
204
205
config SYS_LS_PPA_FW_IN_MMC
	bool "eMMC or SD Card"
	help
	  Say Y here if the PPA firmware locate at eMMC/SD card.

config SYS_LS_PPA_FW_IN_NAND
	bool "NAND"
	help
	  Say Y here if the PPA firmware locate at NAND flash.

206
207
208
209
210
endchoice

config SYS_LS_PPA_FW_ADDR
	hex "Address of PPA firmware loading from"
	depends on FSL_LS_PPA
211
	default 0x20400000 if SYS_LS_PPA_FW_IN_XIP && QSPI_BOOT && ARCH_LS2080A
212
	default 0x40400000 if SYS_LS_PPA_FW_IN_XIP && QSPI_BOOT
213
	default 0x580400000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS2080A
214
	default 0x20400000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS1088A
215
216
217
	default 0x60400000 if SYS_LS_PPA_FW_IN_XIP
	default 0x400000 if SYS_LS_PPA_FW_IN_MMC
	default 0x400000 if SYS_LS_PPA_FW_IN_NAND
218

219
220
221
222
223
	help
	  If the PPA firmware locate at XIP flash, such as NOR or
	  QSPI flash, this address is a directly memory-mapped.
	  If it is in a serial accessed flash, such as NAND and SD
	  card, it is a byte offset.
224
225
226
227

config SYS_LS_PPA_ESBC_ADDR
	hex "hdr address of PPA firmware loading from"
	depends on FSL_LS_PPA && CHAIN_OF_TRUST
228
229
230
	default 0x60680000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS1043A
	default 0x40680000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS1046A
	default 0x40680000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS1012A
231
232
	default 0x20680000 if SYS_LS_PPA_FW_IN_XIP && QSPI_BOOT && ARCH_LS2080A
	default 0x580680000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS2080A
233
234
	default 0x680000 if SYS_LS_PPA_FW_IN_MMC
	default 0x680000 if SYS_LS_PPA_FW_IN_NAND
235
236
237
238
239
240
	help
	  If the PPA header firmware locate at XIP flash, such as NOR or
	  QSPI flash, this address is a directly memory-mapped.
	  If it is in a serial accessed flash, such as NAND and SD
	  card, it is a byte offset.

241
242
243
244
245
246
247
248
config LS_PPA_ESBC_HDR_SIZE
	hex "Length of PPA ESBC header"
	depends on FSL_LS_PPA && CHAIN_OF_TRUST && !SYS_LS_PPA_FW_IN_XIP
	default 0x2000
	help
	  Length (in bytes) of PPA ESBC header to be copied from MMC/SD or
	  NAND to memory to validate PPA image.

249
250
endmenu

251
252
config SYS_FSL_ERRATUM_A010315
	bool "Workaround for PCIe erratum A010315"
253
254
255

config SYS_FSL_ERRATUM_A010539
	bool "Workaround for PIN MUX erratum A010539"
256

York Sun's avatar
York Sun committed
257
258
259
260
261
config MAX_CPUS
	int "Maximum number of CPUs permitted for Layerscape"
	default 4 if ARCH_LS1043A
	default 4 if ARCH_LS1046A
	default 16 if ARCH_LS2080A
262
	default 8 if ARCH_LS1088A
York Sun's avatar
York Sun committed
263
264
265
266
267
268
269
270
	default 1
	help
	  Set this number to the maximum number of possible CPUs in the SoC.
	  SoCs may have multiple clusters with each cluster may have multiple
	  ports. If some ports are reserved but higher ports are used for
	  cores, count the reserved ports. This will allocate enough memory
	  in spin table to properly handle all cores.

271
config SECURE_BOOT
272
	bool "Secure Boot"
273
274
275
	help
		Enable Freescale Secure Boot feature

276
277
278
279
280
281
282
config QSPI_AHB_INIT
	bool "Init the QSPI AHB bus"
	help
	  The default setting for QSPI AHB bus just support 3bytes addressing.
	  But some QSPI flash size up to 64MBytes, so initialize the QSPI AHB
	  bus for those flashes to support the full QSPI flash size.

283
284
285
286
287
288
289
290
291
config SYS_CCI400_OFFSET
	hex "Offset for CCI400 base"
	depends on SYS_FSL_HAS_CCI400
	default 0x3090000 if ARCH_LS1088A
	default 0x180000 if FSL_LSCH2
	help
	  Offset for CCI400 base
	  CCI400 base addr = CCSRBAR + CCI400_OFFSET

292
293
config SYS_FSL_IFC_BANK_COUNT
	int "Maximum banks of Integrated flash controller"
294
	depends on ARCH_LS1043A || ARCH_LS1046A || ARCH_LS2080A || ARCH_LS1088A
295
296
	default 4 if ARCH_LS1043A
	default 4 if ARCH_LS1046A
297
	default 8 if ARCH_LS2080A || ARCH_LS1088A
298

299
300
301
config SYS_FSL_HAS_CCI400
	bool

302
303
304
config SYS_FSL_HAS_CCN504
	bool

305
306
307
config SYS_FSL_HAS_DP_DDR
	bool

308
309
310
311
312
313
314
315
316
config SYS_FSL_SRDS_1
	bool

config SYS_FSL_SRDS_2
	bool

config SYS_HAS_SERDES
	bool

317
318
319
320
321
322
config FSL_TZASC_1
	bool

config FSL_TZASC_2
	bool

323
endmenu
324

325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
menu "Layerscape clock tree configuration"
	depends on FSL_LSCH2 || FSL_LSCH3

config SYS_FSL_CLK
	bool "Enable clock tree initialization"
	default y

config CLUSTER_CLK_FREQ
	int "Reference clock of core cluster"
	depends on ARCH_LS1012A
	default 100000000
	help
	  This number is the reference clock frequency of core PLL.
	  For most platforms, the core PLL and Platform PLL have the same
	  reference clock, but for some platforms, LS1012A for instance,
	  they are provided sepatately.

config SYS_FSL_PCLK_DIV
	int "Platform clock divider"
	default 1 if ARCH_LS1043A
	default 1 if ARCH_LS1046A
346
	default 1 if ARCH_LS1088A
347
348
349
350
351
352
353
354
355
356
357
358
	default 2
	help
	  This is the divider that is used to derive Platform clock from
	  Platform PLL, in another word:
		Platform_clk = Platform_PLL_freq / this_divider

config SYS_FSL_DSPI_CLK_DIV
	int "DSPI clock divider"
	default 1 if ARCH_LS1043A
	default 2
	help
	  This is the divider that is used to derive DSPI clock from Platform
359
	  clock, in another word DSPI_clk = Platform_clk / this_divider.
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402

config SYS_FSL_DUART_CLK_DIV
	int "DUART clock divider"
	default 1 if ARCH_LS1043A
	default 2
	help
	  This is the divider that is used to derive DUART clock from Platform
	  clock, in another word DUART_clk = Platform_clk / this_divider.

config SYS_FSL_I2C_CLK_DIV
	int "I2C clock divider"
	default 1 if ARCH_LS1043A
	default 2
	help
	  This is the divider that is used to derive I2C clock from Platform
	  clock, in another word I2C_clk = Platform_clk / this_divider.

config SYS_FSL_IFC_CLK_DIV
	int "IFC clock divider"
	default 1 if ARCH_LS1043A
	default 2
	help
	  This is the divider that is used to derive IFC clock from Platform
	  clock, in another word IFC_clk = Platform_clk / this_divider.

config SYS_FSL_LPUART_CLK_DIV
	int "LPUART clock divider"
	default 1 if ARCH_LS1043A
	default 2
	help
	  This is the divider that is used to derive LPUART clock from Platform
	  clock, in another word LPUART_clk = Platform_clk / this_divider.

config SYS_FSL_SDHC_CLK_DIV
	int "SDHC clock divider"
	default 1 if ARCH_LS1043A
	default 1 if ARCH_LS1012A
	default 2
	help
	  This is the divider that is used to derive SDHC clock from Platform
	  clock, in another word SDHC_clk = Platform_clk / this_divider.
endmenu

York Sun's avatar
York Sun committed
403
404
405
406
407
408
409
410
411
412
config RESV_RAM
	bool
	help
	  Reserve memory from the top, tracked by gd->arch.resv_ram. This
	  reserved RAM can be used by special driver that resides in memory
	  after U-Boot exits. It's up to implementation to allocate and allow
	  access to this reserved memory. For example, the reserved RAM can
	  be at the high end of physical memory. The reserve RAM may be
	  excluded from memory bank(s) passed to OS, or marked as reserved.

413
414
415
416
417
418
419
420
421
422
423
424
config SYS_FSL_EC1
	bool
	help
	  Ethernet controller 1, this is connected to MAC3.
	  Provides DPAA2 capabilities

config SYS_FSL_EC2
	bool
	help
	  Ethernet controller 2, this is connected to MAC4.
	  Provides DPAA2 capabilities

425
426
427
428
429
430
431
432
433
434
435
436
config SYS_FSL_ERRATUM_A008336
	bool

config SYS_FSL_ERRATUM_A008514
	bool

config SYS_FSL_ERRATUM_A008585
	bool

config SYS_FSL_ERRATUM_A008850
	bool

437
438
439
config SYS_FSL_ERRATUM_A009203
	bool

440
441
442
443
444
445
446
447
config SYS_FSL_ERRATUM_A009635
	bool

config SYS_FSL_ERRATUM_A009660
	bool

config SYS_FSL_ERRATUM_A009929
	bool
448

449
450
451
452
453
454

config SYS_FSL_HAS_RGMII
	bool
	depends on SYS_FSL_EC1 || SYS_FSL_EC2


455
456
457
config SYS_MC_RSV_MEM_ALIGN
	hex "Management Complex reserved memory alignment"
	depends on RESV_RAM
458
459
	default 0x20000000 if ARCH_LS2080A
	default 0x70000000 if ARCH_LS1088A
460
461
462
	help
	  Reserved memory needs to be aligned for MC to use. Default value
	  is 512MB.
463
464
465

config SPL_LDSCRIPT
	default "arch/arm/cpu/armv8/u-boot-spl.lds" if ARCH_LS1043A || ARCH_LS1046A || ARCH_LS2080A